The research describes an investigation into an observed phenomenon believed to be correlated with catastrophic device failure cause by the breakdown in the gate structure in high power, high frequency GaN HEMTs. Several devices that were stressed on an elevated temperature extended reliability test station showed significant changes in gate current prior to catastrophic failure. In an effort to electrically examine the devices during the breakdown process, similar devices were stressed on wafer. Detailed measurements were performed on the devices at regular intervals. On several devices, the behavior of interest was reproduced. Of the periodic measurements performed, a gate current sweep provided the greatest insight into device operation. Explanations for the observed phenomena are discussed.
INTRODUCTION
As GaN begins to acquire for itself a secure niche as a material for high power high frequency solid state amplifiers, persistent technical challenges continue to limit the ability of this compound semiconductor to realize its full potential. The power density in high frequency GaN devices is unprecedented in solid state devices [1, 2] , and understanding the protracted effects of this level of power density is one of the issues facing the research community with regards to GaN. Comprehending and quantifying the trade space between performance and reliability is one of the challenges that must be solved before GaN devices can be reliably integrated into the full spectrum of the existing communication architecture. This experiment was part of a larger reliability investigation program whose goal was to determine the rate of decline in performance and the mean time to failure of the GaN HEMT fabrication process being investigated. Devices from one of the domestic GaN foundries were being investigated on an extended reliability test station. The procedure involved the commonly used Arrhenius multi-temperature reliability measurement [3, 4, 5] . Catastrophic failures were observed. These failures resulted in the complete destruction of the device making further attempts to diagnose it impossible on the failed device. A recently constructed diagnostic apparatus was available that was capable of stressing a device on wafer and at regular intervals performing tests of sufficient complexity to create a large signal model of the device [6] . In this manner, the device could be completely characterized while its performance declined. The periodic measurements provide an electrical picture of the device during the process of degradation. This facilitated further analysis into the physical cause of the device failure.
II. SYSTEM AND MEASUREMENTS
There were two sources of data for this research. These are the results from the initial multi-temperature reliability measurements and the diagnostic measurements.
A. Reliability Measurements
A multi-channel extended reliability test station was used to monitor the device performance of a series of fixtured AlGaN/GaN HEMTs. The devices under test (DUTs) were operated in class AB mode at an elevated baseplate temperature. The DUTs were driven 1.5-2 dB into compression. The input/output power, gate and drain voltages and currents, and fixture temperature were monitored throughout the test.
The failure criterion for the reliability measurement was a degradation in performance of 1 dB in output power; however, the dominant method of failure was not a gradual decline in performance, but was a catastrophic failure resulting in the destruction of the DUT. For a specific group of devices, the catastrophic failure was correlated with a dramatic increase in the magnitude of the gate current. A representative case of the gate current increase preceding a decline in performance and the subsequent catastrophic failure is shown in Fig. 1 . In this figure, the change in gate current is observed at slightly greater than 1000 hours. The DUT fails catastrophically at before 1200 hours.
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B. Diagnostic Measurements
In order to attempt to acquire greater information on the electrical behavior of the devices being examined, several devices fabricated by the same vendor using a similar process were evaluated in a separate experiment. These devices were measured on wafer. The experiment involved stressing a device by driving it into compression in manner that was similar to the original reliability measurement. At regular intervals, the input RF power was removed from the DUT; and a series of diagnostic test were performed.
These tests included S-parameter measurements and voltage-current measurements to determine the gate current and the drain current under different bias conditions. The experimental setup allowed the devices to be matched to an optimal efficiency load impedance and source impedance while being stressed. The performance of each device was recorded for a minimum of 48 hours at base plate chuck temperature of 25C, 75C, and 125C. A plot showing the output power of a device operated at 1.5 dB compression is plotted as a function of time while being stressed and is shown in Fig.  2 . The gate current for the reliability measurement is plotted on the same graph. These data are from the last of the series of three experiments performed on the same device, and the data shown were measured while the device was being operated at 125C. The change in gate current that was observed in the fixtured reliability measurements was again observed in the diagnostic measurements.
The interval between detailed tests was six hours. Of the series of periodic tests performed on the DUT, the results of the gate current provided the greatest insight into the possible failure mechanism. Fig. 3 shows the gate current measurements performed at periodic intervals. The complete measurement sweep and times of the measurement are displayed in Fig. 3a . The reverse bias gate behavior is shown in Fig 3b, and the forward bias gate behavior is shown in Fig 3c. The behavior at 125C follows two separate trends. During the first sixty hours of the experiment, the behavior followed one trend. During this period, a gradual increase in the turn-on voltage is observed in the forward bias, and there is a decrease in the leakage current when the gate is reverse biased. After the first sixty hours, there is the previously described dramatic change in the gate current. After this, the trend in gate I-V sweep changes. The turn-on voltage decreases to less than 0.5 V and continues to decrease as the device continues to be stressed. The reverse leakage current also increases after sixty hours and continues to increase with time. 
III. DISCUSSION
Under ideal operating conditions, any FET should draw essentially zero gate current under either forward or reverse gate bias. This restriction is normally implemented by placing a barrier between the channel and the gate electrode. Thus, a sudden increase in gate current suggests that a new current path has been created from the gate to the source electrode. This type of failure mode involves either:
1. Creation of a current path along the surface between the gate and source electrode, or 2. Breach of the barrier.
In a normal III-V HEMT, the barrier is primarily in the supply layer (e.g., the AlGaAs layer in a GaAs HEMT), and is created by (1) the heterojunction band offset and (2) the supply layer doping distribution. [7] The GaN HEMT has the additional features of (3) spontaneous polarization and (4) piezoelectric charge at the heterojunction interface. [8] All of these charges are functions of the gate voltage, and contribute to the transfer characteristics of the FET. In addition all of them are vulnerable to modification by external probes: the heterojunction and the spontaneous polarization are sensitive to changes in the doping distribution caused by field-induced motion of the doping atoms [9] , and the piezoelectric charge by relaxation of stress at the interface due to field-induced motion of dislocations [10] . Current transport through an intact barrier is primarily via tunneling, which is sensitive both to the height and the width of the barrier. In discussing barrier penetration, a useful parameter is the barrier strength Vw 2 , where V is the barrier height and w the barrier width. The effects described above can all lead to increased tunneling current via changes in the barrier strength. However, because diffusion is a slow process, it is hard to see how mechanisms (1) and (3) could produce a sudden change in the barrier characteristics. Although the effect of AlGaN donor states on HEMT electrical behavior is controversial, the published donor densities reported in the literature are large [11] ; however, they lie deep in the AlGaN band gap, so much so that they resemble traps more than donors. The mechanism of dislocation motion is hard to quantify.
The reverse-bias data shown in Fig. 3b for time period 1 indicate increasing suppression of the gate current for a given bias voltage, i.e., a strengthening of the barrier. This explanation must be consistent with the results for forward bias shown in Fig. 3c . Since the current flow involves tunneling through the AlGaN supply layer, it is tempting to view the gate region as if it were a nonideal Schottky barrier and argue that the same effect that creates field modifications in the reverse-bias case also modifies the tunneling barrier through which the gate current must flow.
In Fig. 4 , we plot the IV characteristic of a nonideal Schottky barrier [12] with zero-turn on voltage, using the expression exp 1 qV I I s nkT
for several values of the nonideality. The similarity to the curves in Fig. 3b is evident. Less easy to understand is the clear tendency for the diode to become more ideal with aging: although inhibition of the tunneling process will produce less current, making this a reasonable hypothesis for explaining the data, such behavior is not an obvious consequence of aging. Another possible explanation for the behavior in Period 1 is to look at the change as merely a decline in current. This could be explained by an increase in resistance at some point in the circuit path. The Period 2 data is easier to understand, as it indicates a reestablishment of the tunneling process, perhaps related to avalanche in the AlGaN layer, for which the current-voltage curve is much steeper than the Schottky law would predict, or to crack propagation [13] . Further study of this mechanism is needed. IV. CONCLUSION The investigation of reliability can be approached from a statistical perspective that looks at the aggregate of all failure mechanism. This is useful for mature technologies with relatively long duration and gradual failure mechanisms. The alternative is to perform detailed investigation with the goal of isolating the specific failure mechanism. That was the goal in this research. We have attempted to isolate the actual failure mechanism by recording the changes to the electrical behavior of the DUT during the degradation process. In this paper we have described how an observed failure mechanism in high power GaN HEMTs served as motivation for further investigation of a more detailed nature. The phenomenon was reproduced in a controlled experiment while at the same time additional data were recorded. The precatastrophic increase in gate current was correlated with an increase in the nonideality of the gate resulting in a decrease in the gate diode turn on voltage and with an increase in the gate current.
